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Abstract: The protection of sensitive loads against voltage drop is a concern for the power system.
A fast fault current limiter and circuit breaker can be a solution for rapid voltage recovery of sensitive
loads. This paper proposes a compound type of current limiter and circuit breaker (CLCB) which can
limit fault current and fast break to adjust voltage sags at the protected buses. In addition, it can act
as a circuit breaker to open the faulty line. The proposed CLCB is based on a series L-C resonance,
which contains a resonant transformer and a series capacitor bank. Moreover, the CLCB includes two
anti-parallel power electronic switches (a diode and an IGBT) connected in series with bus couplers.
In order to perform an analysis of CLCB performance, the proposed structure was simulated using
MATLAB. In addition, an experimental prototype was built, tested, and the experimental results were
reported. Comparisons show that experimental results were in fair agreement with the simulation
results and confirm CLCB’s ability to act as a fault current limiter and a circuit breaker.
Keywords: circuit breaker; fault current limiter
1. Introduction
Faults in electrical power systems are inevitable. They can lead to high transients and thermal
stresses on power system equipment such as overhead lines, cables, transformers, and switchgears.
Therefore, the fault current protection schemes are important. The simplest solution to limit the
short-circuit current would be the application of a source with high impedance. The main drawback of
this solution is that it also influences the system during normal operation conditions, and it results in a
considerable voltage drop for high current loads [1,2]. Therefore, electric networks require efficient
and reliable equipment to limit the short-circuit current. Another solution to this problem is the
use of technologies such as fault current limiters (FCLs). The FCL is one of the protection devices,
which is used to limit the fault current. The FCL should limit the fault current passing through it
within the first half-cycle and the best FCL should limit the fault current before the first peak [3].
However, high price, power losses, continuous current after fault current flow limitation, and harmonic
distortion are some of the main problems of typical FCLs. Since the 1970s, several types of FCLs have
been investigated such as fuses with fault-current limitation, series current limiting reactors [4], series
transformers [5], superconducting fault current limiters (SCFCL) [6–8], solid-state FCLs (SSFCL) [9–13],
and fault current limiting circuit breakers (FCLCB). In the recent years, researchers have focused on
the SSFCLs and FCLCBs, such as: Purely resistive FCL [14], hybrid-resistive FCL [15], saturable core
FCL [16], IGBTs controlled series reactor FCL [17], solid-state FCLCB (SSFCL-CB) [18], and bridge type
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FCL [19]. These new protection devices usually use inductors to decrease the fault current. In these
structures, the reactor is ignorable during the normal operation mode and has a fixed impedance
during the fault episode, which decreases the system fault current and in some cases can improve the
system stability [19]. The influence of the FCL on the short-circuit level of the substation bus bar splitter
circuit breaker has been investigated in [20,21]. A rectifier-type SFCL with non-inductive reactor has
been reported in [22]. In [23], the power electronic switches selection for 20 kV distribution network
application are discussed. A DC circuit breaker for voltage source converter (VSC) has been proposed
in [24]. The fast-closing switch application in solid-state circuit breaker and its optimization process has
been studied in [25]. Application of current-limiting circuit breakers to control the arc-flash energy has
been presented in [26]. Classification of solid-state circuit breakers and application of solid-state circuit
breaker, to improve grid voltage quality during the fault is reported in [27]. In [28], the comparison of
two control methods of power swing reduction in a power system with unidirectional power flow
controller (UPFC) is discussed. Analysis and control of fault current by firing angle control of solid-state
fault current limiter is an important issue which depends on the strategy of power electronic switch
control [29].
This paper presents a new type of current limiter circuit breaker (CLCB) with series compensation.
This protection device is invisible during the normal operation mode. During the fault period,
it disconnects the loads from the source. The operational effectiveness of this device is verified by
MATLAB simulations and confirmed by the developed experimental tests. The results show the
fast-closing switch based CLCB has more advantages than the former FCLs with low cost and can
improve the system protection against fault by fast current limiting and breaking.
Expected advantages of the proposed CLCB over other FCLs are as the following:
• Ability to remain invisible to the grid under normal operation mode, introducing negligible
impedance in the network;
• Short recovery time and ability to limit the fault current before initiation of the first peak;
• By connecting the proposed CLCB to the grid, the mechanical circuit breaker can be replaced;
• Using the proposed CLCB in the network decreases the grid short-circuit levels;
• Fast recovery after fault removal.
This paper has been organized as follows:
In Section 2, the system topology including proposed CLCB is discussed. In Section 3, the analytical
analysis of the CLCB operation during normal and fault operation modes, voltage sag at sensitive
bus, and power losses are studied. Then, in Section 4, the control system is studied. In the next
section, the MATLAB software was used to simulate the operational behavior of the CLCB. In Section 6,
experimental results are presented and finally a conclusion is drawn.
2. Electrical Network Modeling
Figure 1 shows a single line diagram of the power grid, in which CLCB connects bus 3 and bus 4
as bus coupler.
Electronics 2019, 8, x FOR PEER REVIEW 2 of 13 
 
core FCL [16], IGBTs controlled series reactor FCL [17], solid-state FCLCB (SSFCL-CB) [18], and 
bridge type FCL [19]. These new protection devices usually use inductors to decrease the fault 
current. In these structures, the reactor is ignorable during the normal operation mode and has a fixed 
impedance during the fault episode, which decreases the system fault current and in some cases can 
improve the system stability [19]. The influence of the FCL on the short-circuit level of the substation 
bus bar splitter circuit breaker has been investigated in [20,21]. A rectifier-type SFCL with non-
inductive reactor has been reported in [22]. In [23], the power electronic switches selection for 20 kV 
distribution network application are discussed. A DC circuit breaker for voltage source converter 
(VSC) has been proposed in [24]. The fast-closing switch application in solid-state circuit breaker and 
its optimization process has been studied in [25]. Application of current-limiting circuit breakers to 
control the arc-flash energy has been presented in [26]. Classification of solid-state circuit breakers 
and application of solid-state circuit breaker, to improve grid voltage quality during the fault is 
reported in [27]. In [28], the comparison of two control methods of power swing reduction in a power 
system with unidirectional power flow controller (UPFC) is discussed. Analysis and control of fault 
current by firing angle control of solid-state fault current limiter is an important issue which depends 
on the strategy of power electronic switch control [29]. 
This paper presents a new type of current limiter circuit breaker (CLCB) with series 
compensation. This protection device is invisible during the normal operation mode. During the fault 
period, it disconnects the loads from the source. The operational effectiveness of this device is verified 
by MATLAB simulations and confirmed by the developed experimental tests. The results show the 
fast-closing switch based CLCB has more advantages than the former FCLs with low cost and can 
improve the system protection against fault by fast current limiting and breaking. 
Expected advantages of the proposed CLCB over other FCLs are as the following: 
• Ability to remain invisible to the grid under normal operation mode, introducing negligible 
impedance in the network; 
• Short recovery time and ability to limit the fault current before initiation of the first peak; 
 By connecting the proposed CLCB o the grid, the mechanical ci cu t breaker can be replaced; 
 Using the proposed CLCB in the network decreases the grid short-circuit levels; 
• Fast recovery after fault removal. 
This paper has been organized as follows: 
In Section 2, the system topology including proposed CLCB is discussed. In Section 3, the analytical 
analysis of the CLCB operation during normal and fault operation modes, voltage sag at sensitive 
bus, and power losses are studied. Then, in Section 4, the control system is studied. In the next section, 
the MATLAB software was used to simulate the operational behavior of the CLCB. In Section 6, 
experimental results are presented and finally a conclusion is drawn. 
2. Electrical Network Modeling 
Figure 1 shows a single line diagram of the power grid, in which CLCB connects bus 3 and bus 
4 as bus coupler. 
Control Unit
Bus. 1 CB Line Impedance
13
2 k
V 
 G
rid
CB
Bus. 2
Line Impedance
CL
CB
Load 1
Load 2
Line Impedance
Line Impedance
Sensitive Load 1
Sensitive Load 2
Bus. 3
Bus. 4
Fault
T2
T1
 
 
Figure 1. Single line diagram of the distribution network. 
Figure 1. Single line diagram of the distribution network.
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Bus 3 is assumed to be faulty and bus 4 is connected to the sensitive loads by feeders. The CLCB
topology is shown in Figure 2.
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Figure 2. Current limiting circuit breaker topology.
In this circuit, D1 and Sb are power electronics diode and IGBT switch, respectively, and Cs is a
series capacitor bank. In addition, the primary side of transformer T1 is connected in series to a line and
its secondary is connected to two anti-parallel IGBTs. During normal operation mode, the resonance
transformer and series capacitor form a series resonance L-C tank with resonance frequency equal to
electrical network frequency. In this case, D1 for positive half-cycles and Sb for negative half-cycles,
are in on-state and voltage drop on the CLCB components is negligible. The CLCB configuration
during normal operation mode is shown in Figure 3a.
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current breaking.
During a fault, the fault current increases and passes the threshold current level (IL). In this
case, the control circuit detects the fault and turns on the antiparallel IGBTs. Therefore, the secondary
side of the resonance transformer is short-circuited and the resonance transformer shows negligible
impedance. The series capacitor impedance then limits the fault current. Figure 3b shows the CLCB
topology in the fault current limiting mode. To open the faulty line, the control circuit turns off Sb after
one cycle delay. In this case, D1 passes a positive half-cycle and the induced DC voltage on the series
capacitor charges it. Then, the series capacitor opens the faulty line successfully. The CLCB topology
in circuit breaker mode is shown in Figure 3c.
3. Analytical Studies
3.1. CLCB Operation in Normal Mode
In this mode, the secondary side of the transformer is open and the series resonance LC tank is in
resonance condition. Therefore, the electrical network equivalent circuit in steady state condition is
an R-L circuit where R and L equal to source, li e, and load resistances and inducta ces, respectively.
In addition, the source voltage is denot d with Vs(t) and is equal to Vm sin(ωt). By applying Kirchhoff
law to the network, the line current for the steady-state condition,
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Vm sin(ωt) = L
diL(t)
dt
+ RiL(t) (1)
then
iL(t) =
Vm√
R2 +ω2L2
sin
(
ωt− tan−1 ωL
R
)
(2)
Equation (2) shows the sinusoidal nature of the line current during the normal operation mode.
3.2. CLCB Operation in Fault Current Limiting Mode
During a fault, the resonance transformer is by-passed via IGBTs and the equivalent circuit of the
network is an R-L-C circuit, where R and L include the source, line, and CLCB (transformer leakage
and magnetization) resistances and inductances, respectively, and C is the series capacitor bank. In this
case, the RLC circuit current can be obtained using the Equation (3)
LC
d2VC(t)
dt2
+ RC
dVC(t)
dt
+VC(t) = Vs(t) − (VD +VIGBT) (3)
where initial conditions for L is iL(0−) = iL(0+) = I0, for C is VC(0−) = VC(0+) = V0, and VD and
VIGBT is IGBT voltage drop, respectively
dVC(0−)
dt
=
iL(0−)
C
=
I0
C
(4)
Solving this equation results in the following equation:
VC(t) = e−αt(A1 cos βt+A2 sin βt) + Vm√
(1−LCω2)2+(RCω)2
sin
(
ωt+ pi2 + tan
−1
(
RCω
(1−LCω2)
))
− (VD +VIGBT) (5)
where α = R2L , ω0 =
1√
LC
, β =
√
α2 −ω02, and the value of A1 and A2 can be obtained using initial
conditions. Then,
iL(t) = C
(
e−αt(A1 cos βt+A2 sin βt)
)′
+
ωVm√
(1− LCω2)2 + (RCω)2
cos
(
ωt− tan−1
(
RCω
(1− LCω2)
))
(6)
The obtained value for iL(t) includes two-term responses and one steady-state term. The transient
responses are dampened after some milliseconds. The steady-state response includes the phase angle
shift as shown in the simulation results.
3.3. CLCB Operation in Circuit Breaking Mode
In this case, the electrical network is in faulty condition and the suggested CLCB should open
the faulty line. Therefore, the control system turns off Sb and induces the DC voltage on the series
capacitor. The charged capacitor then opens the faulty line and the transmission line current reaches
zero. In this case, we have:
iL(t) = C
(
e−αt(A3 cos βt+A4 sin βt)
)′
(7)
The Equation (7) includes two exponential parts and, the line current reaches zero.
4. Control Strategy
The control block diagram of the proposed CLCB is shown in Figure 4. In the normal mode, the Sb
was in on-state for negative half-cycles and IGBTs were in off-state. Therefore, the line current (iL)
passed through the series resonance LC tank and the CLCB showed negligible impedance.
Electronics 2019, 8, 551 5 of 12
Electronics 2019, 8, x FOR PEER REVIEW 5 of 13 
 
4. Control Strategy 
The control block diagram of the proposed CLCB is shown in Figure 4. In the normal mode, the 
Sb was in on-state for negative half-cycles and IGBTs were in off-state. Therefore, the line current (iL) 
passed through the series resonance LC tank and the CLCB showed negligible impedance. 
+ 
-
+ 
-
lineI
lineV
refV
refI
State 
Selector
Normal/Fault
Step 
Generator Switch Driver
Co
nt
ro
llin
g C
om
mu
nic
ati
on
 L
ay
er
Reclose
Timer/counter
Reset
IGBT S2
IGBT S1
IGBT Sb
 
Figure 4. Bock diagram presentation of CLCB control logic. 
At fault inception, the IL becomes greater than the maximum permissible current (Iref) and the 
control circuit turns on the anti-parallel IGBTs and turns off the Sb after the one cycle delay. Therefore, 
the resonance transformer is bypassed and the impedance of the series capacitor limits the fault 
current. By turning off the Ts1, the faulty line is opened and the CLCB acts as a circuit breaker. After 
fault removal, the step generator resets the gates pulses of the power electronics switches and returns 
the network to the pre-fault condition. 
5. Simulation Results 
The single line diagram of the electrical network including CLCB and shown in Figure 1 is 
simulated. The parameters of the suggested CLCB and electrical network are listed in Table 1. The 
results are obtained considering a single-phase to the ground short-circuit fault at bus A. The 
simulation results are studied for the system with and without using the CLCB. 
Table 1. Parameters of electrical network and CLCB. 
Parameters Value Description 
Vs(t) 20 kV Nominal voltage 
ω 314 rad/s Nominal frequency 
Rs 0.5 Ω Source resistance 
Ls 9 mH Source inductance 
Cs 56 uF Series capacitor 
Lp 20 mH Primary inductance of the transformer 
Lm 0.18 H Magnetization inductance of the transformer 
Lt 50 mH Secondary inductance of the transformer 
Rp 2 Ω Primary resistance of the transformer 
Rt 2 Ω Secondary resistance of the transformer 
ZL 0.27 + j0.35 Ω/km Line impedance 
ZT 0.07 + j2.16 Ω Transformer impedance 
In normal operation mode, both buses delivered power to the loads at half capacity (12.5 MVA). 
In this case, there was no voltage drop on the CLCB devices and because of the system symmetry; no 
current was circulated through the interconnected CLCB. In addition, it is assumed that there was no 
CLCB connected to the feeder and line current was in normal condition as shown in Figure 5. A fault 
at bus (A) could cause severe voltage sag, which would affect the sensitive load. In this case, the fault 
current increased and its amplitude reached 6.8 kA as shown in Figure 5. 
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At fault inception, the IL becomes greater than the maximum permissible current (Iref) and the
control circuit turns on the anti-parallel IGBTs and turns off the Sb after the one cycle delay. Therefore,
the resonance transformer is bypassed and the impedance of the series capacitor limits the fault current.
By turning off the Ts1, the faulty line is opened and the CLCB acts as a circuit breaker. After fault
removal, the step generator resets the gates pulses of the power electronics switches and returns the
network to the pre-fault condition.
5. Simulation Results
The single line diagram of the electrical network including CLCB and shown in Figure 1 is
simulated. The parameters of the suggested CLCB and electrical network are listed in Table 1. The results
are obtained considering a single-phase to the ground short-circuit fault at bus A. The simulation
results are studied for the system with and without using the CLCB.
Tabl 1. Parameters of electric l network and CLCB.
Parameters Value Description
Vs(t) 20 kV Nominal voltage
ω 314 rad/s Nominal frequency
Rs 0.5 Ω Source resistance
Ls 9 mH Source inductance
Cs 56 uF Series capacitor
Lp 20 mH Primary inductance of the transformer
Lm 0.18 H Magnetization inductance of the transformer
Lt 50 mH Secondary inductance of the transformer
Rp 2 Ω Primary resistance of the transformer
Rt 2 Ω Secondary resistance of the transformer
ZL 0.27 + j0.35 /km Line impedance
ZT 0.07 + j2.16 Ω Transformer impedance
In normal operation mode, both buses delivered power to the loads at half capacity (12.5 MVA).
In this case, there was no voltage drop on the CLCB devices and because of the system symmetry;
no current was circulated through the interconnected CLCB. In addition, it is assumed that there was
no CLCB connected to the feeder and line current was in normal condition as shown in Figure 5.
A fault at bus (A) could cause severe voltage sag, which would affect the sensitive load. In this case,
the fault current increased and its amplitude reached 6.8 kA as shown in Figure 5.
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Figure 5. Fault current at bus A without using CLCB.
It is assumed that the fault occurred at bus (A) which produced an increase of current in the
interconnection CLCB and bus (A) experienced a transient voltage. To prevent the service interruption
at a sensitive load, the CLCB was connected in series with the feeder and interconnection bus as shown
in Figure 1. In fault case, the CLCB impedance increased and its series LC tank was in series with the
interconnection bus during the increase of the current. Therefore, its impedance decreased the faulty
line current to an acceptable level and compensated the voltage sag at bus (A). Figures 6 and 7 show
the fault current and bus (A) voltage for both cases with and without using CLCB.
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In the case 1 (without CLCB), the fault current increased to the peak value of 6.8 kA but by using
the CLCB, the fault current was limited to the peak value of 200 A. It is shown that in case 1, the voltage
of the bus (A) decreased approximately to zero. However, CLCB not only reduced the voltage sag
to 0.9 pu, but also it opened the faulty line and fixed the bus (A) voltage to 1 pu. During the normal
operation mode, the impedance of the series resonance LC tank was close to zero and there was no
voltage drop on it. During the fault, the resonance transformer was bypassed and a considerable
voltage drop was seen on the series capacitor. In circuit breaking mode, the induced DC voltage on the
series capacitor charged it higher than the peak voltage of the network and caused it to open the faulty
line. Figure 8 shows the series capacitor voltage during normal operation and fault for AC and DC
operation cases.
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Figure 8. Series capacitor voltage during the normal operation and fault including fault current limiting
mode (AC operation) and circuit breaking mode (DC capacitor charging).
As shown in Figure 8, after fault inception, the fault current increased but the impedance of the
series capacitor in AC mode decreased the fault current. After one cycle delay, the controller turned off
Ts1 and induced DC voltage on the series capacitor charged it with DC voltage. In this case, the faulty
line was opened via a series capacitor and the fault current reached zero.
The load voltage during normal and fault operation modes is shown in Figure 9. The fault
occurred at instant (a) and the voltage of the load decreased to zero. At instant (b), the fault was cleared
and the load voltage returned to the pre-fault value.
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After the fault removal, the voltage of the electrical load was distorted for a first half-cycle.
The stored energy on the series capacitor during the fault period caused this voltage fluctuation.
The CLCB operation and its effect on faulty line current are shown in Figure 10. These comparative
plots show the CLCB influence on both decreasing the fault current and opening the faulty line.
The dotted plot shows the fault current when there is no connected FCL in series with the feeder.
By FCL utilization, the fault current was decreased as shown with dash line in Figure 10.
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Figure 10. Comparison of line current during the normal and fault operation modes; with and without
using CLCB.
In the instant of fault inception, the first peak of the fault current decreased and after that the
limited fault current reached an acceptable level. The blue solid plot shows the line current during
normal and fault operation modes affected by the proposed CLCB. At the first cycle of the line
fault current, the proposed CLCB acted as a fault current limiter. Then it opened up the faulty line,
and current decayed to zero.
6. Experimental Results
To verify the simulation results, a CLCB prototype was built as shown in Figure 11. The CLCB
prototype was tested in normal and fault operation modes. Table 2 lists the experimental setup parameters.Electronics 2019, 8, x FOR PEER REVIEW 9 of 13 
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Table 2. Experimental setup characteristics.
Parameters Value Description
Vs(t) 110 V Nominal voltage (rms)
ω 314 rad/sec Nominal frequency
rs 0.5 Ω Source resistance
Ls 10 mH Source inductance
Cs 56 uF Series capacitor
Lp 20 mH Primary inductance of transformer
Lm 0.18 H Magnetization inductance of transformer
reL 0.016 Ω Linkage resistance
XeL 0.65 Ω Linkage inductance
RcL 29.62 Ω Transformer core resistance
RL 600 Ω Transformer impedance
LTS25-NP 25 A Current sensor
Atmega32 Pulse generator
TLP-250 IGBTS gate drivers
IGBT(NGTB25N120IHL) 1200 V, 25 A Fast-closing switches
Power Diode(SEMIKRON) 1200 V, 25 A Transmission line switches
Using a mechanical switch, a single line to ground fault was implemented. The controlling circuit
included a voltage transformer, a current transducer (LTS 25-NP), IGBT gate drivers (TLP250), RC filter,
and an Atmel XMEGA microcontroller. Measurements of line voltage and current in faulty condition
were processed and detected by microcontroller and operation command was generated in two stages.
In the first stage, by operating a switch of the transformer, secondary fault current magnitude was
limited. In the second stage, by operating series IGBT, fault current was broken.
Figure 12 shows the line current during the normal and fault operation modes. In this plot,
the phase to ground fault occurred at instant (a) via a mechanical switch and was cleared up at instant
(b) by the opening of the mechanical switch. As shown here, after the fault occurrence, the CLCB
limited the fault current, opened the faulty line, and decreased the fault current to zero. After fault
clearance, CLCB recovered the faulty line in less than 20 ms. This measured curve is in fair agreement
with Figure 6.Electronics 2019, 8, x FOR PEER REVIEW 10 of 13 
 
Normal 
mode
Normal 
modeBreaking mode
Limiting mode
Fault 
inception (a)
Fault 
removal (b)
Time (msec)
Cu
rre
nt 
(a)
 
Figure 12. Line current during the normal and fault operation modes. 
Figure 13 shows the protected bus voltage during the normal and fault operation modes. As 
shown in this figure, CLCB can successfully fix protected bus voltage to an acceptable level during 
the fault. This figure is in agreement with Figure 7. In this figure, the duration of the normal, fault 
operation modes, and its effect on the line current can be seen in the upper curve. 
Normal 
mode Normal 
modeBreaking mode
Limiting mode
Fault 
inception (a) Fault 
removal (b)
Time (msec)
Cu
rre
nt 
(a)
Vo
lta
ge
 (V
)
 
Figure 13. Protected bus voltage during the normal and fault operation modes. 
The voltage of the series capacitor is shown in Figure 14. The series capacitor voltage during the 
normal operation mode was sinusoidal and this capacitor was in resonance with the series 
transformer primary. After the fault, by operating series IGBT operation, voltage changed to the DC 
voltage, which opened the faulty line. This figure is in agreement with Figure 8. 
Figure 12. Line current during the normal and fault operation modes.
Figure 13 shows the protected bus voltage during the normal and fault operation modes. As shown
in this figure, CLCB can successfully fix protected bus voltage to an acceptable level during the fault.
This figure is in agreement with Figure 7. In this figure, the duration of the normal, fault operation
modes, and its effect on the line current can be seen in the upper curve.
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Figure 13. Protected bus voltage during the normal and fault operation modes.
The voltage of the series capacitor is shown in Figure 14. The series capacitor voltage during the
normal operation mode was sinusoidal and this capacitor was in resonance with the series transformer
primary. After the fault, by operating series IGBT operation, voltage changed to the DC voltage,
which opened the faulty line. This figure is in agreement with Figure 8.Electronics 2019, 8, x FOR PEER REVIEW 11 of 13 
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Comparing the proposed CLCB with traditional CB and power electronic based CB, superiority 
of the proposed structure can be listed as follows: 
• A low number of series power electronic switches (two switches); 
• Series switch low voltage stress; 
• Low current magnitude in breaking state; 
• Combination of fault current limiting structure with solid-state breaker; 
• Very fast operation in comparison with mechanical breakers. 
7. Conclusions 
In this paper, a new type of CLCB is proposed. This device acts by dual-function protection, not 
only limiting the fault current but also open the faulty line similar to a circuit breaker. In practice, its 
fast response to faults can successfully limit the first peak of the fault current. In addition, the 
proposed CLCB assists to recover the protected buses voltage to an acceptable level. Therefore, the 
sensitive loads do not experience a significant voltage sag. The CLCB can be placed as a solid-state 
circuit breaker (instead of the traditional circuit breakers) and behaves as a fault current limiter. 
Performance of proposed CLCB is proved by simulation and experimental test results. 
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Comparing the proposed CLCB with traditional CB and power electronic based CB, superiority of
the proposed structure can be listed as follows:
• lo nu ber of series power electronic switches (two switches);
• Series switch low voltage stress;
• Low current magnitude in breaking state;
• Combination of fault current limiting structure with solid-state breaker;
• Very fast operation in comparison with mechanical breakers.
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7. Conclusions
In this paper, a new type of CLCB is proposed. This device acts by dual-function protection, not only
limiting the fault current but also open the faulty line similar to a circuit breaker. In practice, its fast
response to faults can successfully limit the first peak of the fault current. In addition, the proposed
CLCB assists to recover the protected buses voltage to an acceptable level. Therefore, the sensitive
loads do not experience a significant voltage sag. The CLCB can be placed as a solid-state circuit
breaker (instead of the traditional circuit breakers) and behaves as a fault current limiter. Performance
of proposed CLCB is proved by simulation and experimental test results.
Author Contributions: All authors contributed equally to this work and all authors have read and approved the
final manuscript.
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